Product Directory

Image compression IP for FPGAs

PLC2 Designs L5 (De-) Compression IP is a Lightweight, Low Latency, Low Power & Lossless image compression IP for FPGAs. The IP is packaged with Xilinx AXI-streaming interfaces that can be seamlessly attached to existing image processing applications.